Abstract: A precision curvature-compensated bandgap reference (BGR) is proposed and implemented using a standard 0.18-µm CMOS process. With a new and precise circuit configuration, the thermal nonlinearity of emitterbase voltages can be fully compensated, achieving an ultra-low temperature coefficient (TC) of 0.58 ppm/°C from −40°C to 110°C. The minimum required supply voltage is 1.2 V and the current consumption at 27°C is 48 µA. At 27°C, the line regulation performance is 0.015%/V with a supply voltage range of 1.2 V to 1.8 V. 
Introduction
In low-power and low-voltage applications, the demand for sub-1 V high-precision voltage references is increasing [1] . Up to date, a variety of high-order curvature correction techniques has been developed [1, 2, 3, 4, 5, 6, 7, 8, 9] . Even though these techniques can significantly improve voltage accuracy, each of them has its own drawbacks. The designs in [1, 2, 3, 4] can operate below 1 V, but the temperature coefficients (TCs) are above 7 ppm/°C. The designs in [5, 6] employ different current generators and reduce the temperature coefficient to 3.9 ppm/°C and 1.6 ppm/°C, respectively, but the required supply voltage is at least 2.5 V. Despite the obtained TCs of 4.5 ppm/°C and 4.2 ppm/°C with a 1.2 V supply voltage, the designs in [7, 8] utilize two different bandgap cores to offset the second-order temperature coefficient, and hence occupy a large area. The design in [9] achieves an ultra-low TC of 0.84 ppm/°C, but the circuit area is large due to the use of high resistance. So far, none of these designs in [1, 2, 3, 4, 5, 6, 7, 8, 9] meets the requirements for low power, low voltage, high precision, low area, and compatibility of CMOS process. This paper proposes a new bandgap reference that is fully compatible with standard CMOS processes. Instead of introducing an opposite high-order component to compensate the thermal nonlinearity of firstorder compensation current in [9] , the nonlinearity of CTAT current in this work is directly eliminated. The CTAT current without thermal nonlinearity is used to compensate a PTAT current to obtain a precision temperature-independent current. Thus, better TC performance and smaller circuit area are achieved in this work.
Proposed design
Generally, a first-order compensated current is obtained by using a PTAT current to compensate for a CTAT current. In this way, the TC of first-order compensated current is limited because of the remaining nonlinear part in the CTAT current. If this remaining part can be fully eliminated before first-order compensation, a fully compensated BGR can be achieved. The principle of the proposed BGR is graphically illustrated in Fig. 1 . In Fig. 1(a) , a current I FCTAT (which is fully complementary to the absolute temperature) is generated by the difference of two different CTAT currents I CTAT1 and I CTAT0 . I FCTAT is a CTAT current without any nonlinear component. Then a fully compensated current can be obtained by the sum of I FCTAT and I PTAT with a proper scale factor of k. In Fig. 1(b) , V EB1 is the voltage across a diode-connected PNP transistor which is biased at I PTAT , and V EB0 is the voltage across another diode-connected PNP transistor which is biased at a firstorder compensated current. These two voltages are respectively converted into I CTAT1 and I CTAT0 by using resistors R 1 and R 0 . By setting a proper resistor ratio R 1 =R 0 , the nonlinear component of I FCTAT is fully canceled out. I FCTAT flows through R O1 and R O2 , and I PTAT flows through R O1 . With proper adjustment of the resistor ratio R O1 =R O2 , A temperature-independent reference voltage V REF can be obtained.
The proposed idea shown in Fig. 1 is implemented in the circuit structure of Fig. 2 .
The operational amplifier OPA1 enforces nodes A and B to reach an equal potential, thus a PTAT loop is formed by Q 1 , Q 2 , and R 0 . The desired PTAT current I PTAT flowing through M P1 , M P2 M P3 and M P9 , respectively, can be expressed as
where k is the Boltzmann constant (1.38e À23 J/K), T is the absolute temperature, q is the electronic charge, N 1 is the emitter-area ratio of Q 1 and Q 2 , V EB1 and V EB2 are the emitter-base voltages of Q 1 and Q 2 , respectively. The emitter-base voltage of a diode-connected transistor can be given as [1] (a) (b) Fig. 1 . Concept of the proposed BGR. 
where V g0 is the bandgap voltage of silicon extrapolated at 0 K, T r is the reference temperature, V EB ðT r Þ is the emitter-base voltage at temperature T r , V EB ðT r Þ is the emitter-base voltage at temperature T r , η is a process-dependent constant ranging from 3.6 to 4.0, m is the order of the temperature dependence of the current biasing the diode-connected transistors. m is 1 if the current is PTAT, and m is 0 if the current is temperature-independent [10] . In a similar way, a CTAT current I CTAT1 flowing through M P4 , M P5 and M P6 , respectively, can be given as
With proper adjustment of the resistor ratio R 0 =R 1 , a first-order compensated current I FOC can be obtained by the sum of I PTAT and I CTAT1 . The diode-connected transistor Q 3 is biased at the current I FOC , thus another CTAT current I CTAT0 can be expressed as
The current I FCTAT can be obtained by the difference of the currents I CTAT1 and I CTAT0 , which can be expressed as
Substituting Eq. (3) and Eq. (4) into Eq. (5), the current I FCTAT is modeled as
If the resistor ratio R 1 =R 2 is defined as
The nonlinear term of I FCTAT can be made zero. Thus, Eq. (6) can be expressed as
Then, the output reference voltage is expressed as 
Thus, the output of proposed fully-compensated BGR only depends on with the resistor ratio R 0 =R 1 , R 2 =R 1 and R 4 =R 3 .
Simulation results
The proposed BGR is implemented using a standard 0.18-µm CMOS process and its simulation results are shown in this section. The simulated TCs from −40°C to 110°C with different supply voltages (1.2∼1.8 V, 0.1 V/step) at TT corner are shown in Fig. 3(a) . The best performance of TC is 0.41 ppm/°C with supply voltages of 1.4 V, 1.5 V and 1.6 V. The worst case of TC is 0.58 ppm/°C with a supply voltage of 1.2 V. Over a supply voltage range of 1.2 V to 1.8 V, the line regulation is 0.0096%/V, 0.013%/V, 0.015%/V, 0.016%/V, and 0.02%/V, respectively, at −40, 0, 27, 67, and 110°C.
With a 1.2 V supply voltage, the TCs from −40°C to 110°C at different corners (TT, FF, SS, SF, and FS) are plotted in Fig. 3(b) . After proper resistor trimming, the TC is 0.58 ppm/°C, 0.96 ppm/°C, 0.32 ppm/°C, 0.57 ppm/°C and 0.5 ppm/°C for TT, FF, SS, SF, and FS corner, respectively. The average TC is 0.586 ppm/°C. To study the dependence of output voltage and TC on process and mismatch variation, 1000-run Monte-Carlo simulations are performed and the simulation results are shown in Fig. 3(c) and (d) . The mean value of the output voltage is 586.025 mV and standard deviation is 874.05 µV. The mean and minimum values of TC are 3.37 ppm/°C and 0.3 ppm/°C, respectively. The layout of proposed circuit is shown in Fig. 4 and the active area is only 0.031 mm 2 . Table I summarizes the same 1.2 V supply voltage, the proposed BGR is superior performance in TC, line regulation and circuit area. Specifically, TC is reduced by at least 30%, line regulation is improved by at least 35%, and active area reduced by at least 14%. It is clear that the proposed design meets the requirements for low voltage, high precision, low area, and compatibility of CMOS process.
Conclusion
The design of high-precision CMOS bandgap voltage references with a novel fully curvature-compensated technique is proposed. Based on a standard 0.18-µm CMOS process, the proposed circuit achieves a temperature coefficient of 0.58 ppm/°C from −40°C to 110°C. The minimum required supply voltage is 1.2 V and the current consumption is 48 µA at 27°C. The performance of line regulation is 0.015%/V over a supply voltage range of 1.2 V to 1.8 V. The extraordinary performance improvements in temperature stability, line regulation and low supply voltage makes the proposed design meet the requirements of ultralow power, ultra-high accuracy, and compact area. 
